

EXHIBIT 5

Exhibit 5: U.S. Patent No. 8,583,980

Claim 17	Identification
17[pre] A method of operating a transceiver, comprising: To the extent the preamble is limiting, D-Link-branded devices, such as the D-Link WiFi Router AC1200 MU-MIMO, implement a method of operating a transceiver comprising the steps below.	 <p>D-Link WiFi Router AC1200 MU-MIMO - (DIR-1260)</p> <p>☆☆☆☆ No reviews</p> <p>\$49.99 Shipping calculated at checkout.</p> <p>Add product protection offered by Extend What's covered?</p> <p>1 Year - \$5.49 2 Year - \$9.49 3 Year - \$13.99</p> <p>− 1 + ADD TO CART</p> <p>https://shop.us.dlink.com/products/d-link-wifi-router-ac1200-mu-mimo</p>

Claim 17	Identification						
	 <p data-bbox="1607 442 1860 474">User Manual</p> <p data-bbox="1417 695 1860 727">AC1200 Wi-Fi Gigabit Router</p> <p data-bbox="1332 793 1501 833">Preface</p> <p data-bbox="920 842 1934 882">D-Link reserves the right to revise this publication and to make changes in the content hereof without obligation to notify any person or organization of such revisions or changes.</p> <p data-bbox="1284 902 1550 935">Manual Revisions</p> <table border="1" data-bbox="1072 943 1833 997"><thead><tr><th data-bbox="1079 948 1163 964">Revision</th><th data-bbox="1205 948 1290 964">Date</th><th data-bbox="1543 948 1649 964">Description</th></tr></thead><tbody><tr><td data-bbox="1100 972 1142 988">7.00</td><td data-bbox="1216 972 1332 988">August 15, 2016</td><td data-bbox="1374 972 1586 988">• Initial release for Revision G1</td></tr></tbody></table> <p data-bbox="1328 1073 1516 1106">Trademarks</p> <p data-bbox="920 1114 1934 1155">D-Link and the D-Link logo are trademarks or registered trademarks of D-Link Corporation or its subsidiaries in the United States or other countries. All other company or product names mentioned herein are trademarks or registered trademarks of their respective companies.</p> <p data-bbox="920 1163 1649 1179">Internet Explorer®, Windows® and the Windows logo are trademarks of the Microsoft group of companies.</p> <p data-bbox="920 1188 1241 1204">Copyright © 2016 by D-Link Corporation, Inc.</p> <p data-bbox="920 1212 1924 1228">All rights reserved. This publication may not be reproduced, in whole or in part, without prior expressed written permission from D-Link Corporation, Inc.</p> <p data-bbox="920 1237 1934 1277">The purpose of this product is to create a constant network connection for your devices. As such, it does not have a standby mode or use a power management mode. If you wish to power down this product, please simply unplug it from the power outlet.</p>	Revision	Date	Description	7.00	August 15, 2016	• Initial release for Revision G1
Revision	Date	Description					
7.00	August 15, 2016	• Initial release for Revision G1					






Claim 17	Identification
	<p>4.3.10 High-throughput (HT) STA</p> <p>The IEEE 802.11 HT STA provides PHY and MAC features that can support a throughput of 100 Mb/s and greater, as measured at the MAC data service access point (SAP). An HT STA supports HT features as identified in Clause 9 and Clause 20. An HT STA operating in the 5 GHz band supports transmission and reception of frames that are compliant with mandatory PHY specifications as defined in Clause 18. An HT STA operating in the 2.4 GHz band supports transmission and reception of frames that are compliant with mandatory PHY specifications as defined in Clause 17 and Clause 19. An HT STA is also a QoS STA. The HT features are available to HT STAs associated with an HT AP in a BSS. A subset of the HT features is available for use between two HT STAs that are members of the same IBSS. Similarly, a subset of the HT features is available for use between two HT STAs that have established mesh peering (see 8.4.2.58 for details).</p> <p>An HT STA has PHY features consisting of the modulation and coding scheme (MCS) set described in 20.3.5 and physical layer convergence procedure (PLCP) protocol data unit (PPDU) formats described in 20.1.4. Some PHY features that distinguish an HT STA from a non-HT STA are referred to as multiple input, multiple output (MIMO) operation; spatial multiplexing (SM); spatial mapping (including transmit beamforming); space-time block coding (STBC); low-density parity check (LDPC) encoding; and antenna selection (ASEL). The allowed PPDU formats are non-HT format, HT-mixed format, and HT-greenfield format. The PPDU may be transmitted with 20 MHz or 40 MHz bandwidth.</p> <p>An HT STA has MAC features that include frame aggregation, some Block Ack features, power save multi-poll (PSMP) operation, reverse direction (RD), and protection mechanisms supporting coexistence with non-HT STAs.</p> <p>802.11 (2012)</p> <p>LDPC is enabled for D-Link DIR-1260 with MT7663 chip.</p>

Claim 17	Identification
	<pre data-bbox="946 295 1453 752"> config wifi-device 'MT7663_1' option enable '0' option HT_AMSDU '1' option VHT_BW_SIGNAL '0' option shortslot '1' option VHT_LDPC '1' option VHT_SGI '1' option VHT_STBC '1' option HT_BADecline '0' option HT_GI '1' option mode 'ap' option HT_LDPC '1' option ptkaggre '0' option band '5G' </pre> <p data-bbox="931 780 2023 850">DIR1260_A1_V1.00B07_GPLCode_20201216.tar.gz\DIR1260_GPL_Release\vendors\DIR-1260\config\wireless_router</p>
17[a] applying the following expanded parity check matrix to generate encoded data:	<p>D-Link-branded devices (such the D-Link WiFi Router AC1200 MU-MIMO) apply the claimed expanded parity check matrix to generate encoded data:</p> <p>20.3.11.7.1 Introduction</p> <p>HT LDPC codes are described in 20.3.11.7.2 through 20.3.11.7.6. These codes are optionally used in the HT system as a high-performance error correcting code instead of the convolutional code (20.3.11.6). The LDPC encoder shall use the rate-dependent parameters in Table 20-30 through Table 20-44, with the exception of the N_{ES} parameter.</p> <p>802.11 (2012)</p>

Claim 17	Identification
	<p>20.3.11.7.3 LDPC encoder</p> <p>For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $c=(i_0, i_1, \dots, i_{(k-1)})$, of size k, into a codeword, c, of size n, $c=(i_0, i_1, \dots, i_{(k-1)}, P_0, P_1, \dots, P_{(n-k-1)})$, by adding $n-k$ parity bits obtained so that $H \times c^T = 0$, where H is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.7.5.</p> <p>802.11 (2012)</p>

Claim 17	Identification
	<p>20.3.11.7.4 Parity-check matrices</p> <p>Each of the parity-check matrices is partitioned into square subblocks (submatrices) of size $Z \times Z$. These submatrices are either cyclic-permutations of the identity matrix or null submatrices.</p> <p>The cyclic-permutation matrix P_i is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by i elements. The matrix P_0 is the $Z \times Z$ identity matrix. Figure 20-12 illustrates examples (for a subblock size of 8×8) of cyclic-permutation matrices P_i.</p> $P_0 = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_1 = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_5 = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$ <p>Figure 20-12—Examples of cyclic-permutation matrices with $Z=8$</p> <p>Table F-1 displays the “matrix prototypes” of parity-check matrices for all four coding rates at block length $n=648$ bits. The integer i denotes the cyclic-permutation matrix P_i, as illustrated in Figure 20-12. Vacant entries of the table denote null (zero) submatrices.</p> <p>Table F-2 displays the matrix prototypes of parity-check matrices for block length $n=1296$ bits, in the same fashion.</p> <p>Table F-3 displays the matrix prototypes of parity-check matrices for block length $n=1944$ bits, in the same fashion.</p> <p>802.11 (2012)</p>
and applying the expanded parity check matrix to generate decoded data.	D-Link-branded devices (such the D-Link WiFi Router AC1200 MU-MIMO) apply the claimed expanded parity check matrix to generate decoded data:

Claim 17	Identification
	<p>20.3.11.7.4 Parity-check matrices</p> <p>Each of the parity-check matrices is partitioned into square subblocks (submatrices) of size $Z \times Z$. These submatrices are either cyclic-permutations of the identity matrix or null submatrices.</p> <p>The cyclic-permutation matrix P_i is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by i elements. The matrix P_0 is the $Z \times Z$ identity matrix. Figure 20-12 illustrates examples (for a subblock size of 8×8) of cyclic-permutation matrices P_i.</p> $P_0 = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_1 = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_5 = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{bmatrix}$ <p>Figure 20-12—Examples of cyclic-permutation matrices with $Z=8$</p> <p>Table F-1 displays the “matrix prototypes” of parity-check matrices for all four coding rates at block length $n=648$ bits. The integer i denotes the cyclic-permutation matrix P_i, as illustrated in Figure 20-12. Vacant entries of the table denote null (zero) submatrices.</p> <p>Table F-2 displays the matrix prototypes of parity-check matrices for block length $n=1296$ bits, in the same fashion.</p> <p>Table F-3 displays the matrix prototypes of parity-check matrices for block length $n=1944$ bits, in the same fashion.</p> <p>802.11 (2012)</p>

Claim 17	Identification																																				
	<p>Source Data </p> <table border="1"><tr><td>X_0</td><td>X_1</td><td>X_2</td><td>X_3</td><td>X_4</td></tr></table> <p>Encoded data </p> <table border="1"><tr><td>A_0</td><td>A_1</td><td>A_2</td><td>A_3</td><td>A_4</td></tr><tr><td>B_0</td><td>B_1</td><td>B_2</td><td>B_3</td><td>B_4</td></tr></table> <p>Bit Stolen data </p> <table border="1"><tr><td>A_0</td><td>B_0</td><td>A_1</td><td>B_2</td><td>A_3</td><td>B_4</td></tr></table> <p>Bit inserted data </p> <table border="1"><tr><td>A_0</td><td>A_1</td><td>A_2</td><td>A_3</td><td>A_4</td></tr><tr><td>B_0</td><td>B_1</td><td>B_2</td><td>B_3</td><td>B_4</td></tr></table> <p>Decoded data </p> <table border="1"><tr><td>Y_0</td><td>Y_1</td><td>Y_2</td><td>Y_3</td><td>Y_4</td></tr></table> <p>Figure 20-11—Puncturing at rate 5/6 802.11 (2012)</p>	X_0	X_1	X_2	X_3	X_4	A_0	A_1	A_2	A_3	A_4	B_0	B_1	B_2	B_3	B_4	A_0	B_0	A_1	B_2	A_3	B_4	A_0	A_1	A_2	A_3	A_4	B_0	B_1	B_2	B_3	B_4	Y_0	Y_1	Y_2	Y_3	Y_4
X_0	X_1	X_2	X_3	X_4																																	
A_0	A_1	A_2	A_3	A_4																																	
B_0	B_1	B_2	B_3	B_4																																	
A_0	B_0	A_1	B_2	A_3	B_4																																
A_0	A_1	A_2	A_3	A_4																																	
B_0	B_1	B_2	B_3	B_4																																	
Y_0	Y_1	Y_2	Y_3	Y_4																																	